Abstract-Reversible circuits find applications in many areas of Computer Science including Quantum Computation. This paper examines the testability of an important subclass of reversible logic circuits that are composed of k-wire controlled NOT (k-CNOT with k -CNOT gate can be implemented using an irreversible k-input AND gate and an EXOR gate. A reversible k-CNOT circuit where each k-CNOT gate is realized using irreversible k-input AND and EXOR gate, has been considered. One of the most commonly used Single Bridging Fault model (both wired-AND and wired-OR) has been assumed to be type of fault for such circuits. It has been shown that an (n+p)-input AND-EXOR based reversible logic circuit with p observable outputs, can be tested for single bridging faults (SBF) using (3n + log 2 p + 2) tests.
INTRODUCTION
Reversible circuits are classical counterparts of Quantum Circuits which are inherently reversible [1] , [2] . It has manifold applications in low power CMOS quantum computing, nanotechnology, optical computing, computer graphics, DNA technology and cryptography. In quantum circuits, the unit of quantum information is a qubit, which can be either in a zero state (|0>) or a one state (|1>). It can also be in a state which is a superposition of these states, i.e. are complex numbers called amplitudes so that | | 2 + | | 2 =1. Quantum computation can solve exponentially hard problems (ex. Prime Factorization) in polynomial time by exploiting the superposition.
Various physical realizations of quantum gates for ex. trapped ion technology, Nuclear Magnetic Resonance (NMR), photons and non-linear optical media, cavity-quantum electrodynamic devices, spin of electrons in semiconductor, have been reported. This paper investigates testability of reversible k-CNOT circuits (k -CNOT gate has been realized using an irreversible k-input AND and an EXOR gate. As these gates are classical irreversible gates, a reversible k-CNOT circuit can be realized in silicon (for ex. CMOS). The fault model assumed is single Bridging Fault model where two adjacent lines can be physically shorted giving rise to wired-AND and wired-OR fault. However, as actual implementation of reversible circuits is unknown, the feasibility of the bridging fault model is yet to be established.
Though testability of reversible circuits has been reported in literature, the possible implementation of such circuits has not been considered. Testing of reversible logic circuits for Single and Multiple stuck-at faults has been investigated [3] . Universal Testability of k-CNOT circuits for stuck-at faults has also been addressed [4] . Polian et al [5] have proposed four new fault models namely single missing gate, multiple missing gate, partial missing gate and repeated missing gate fault models and investigated testability of reversible logic circuits under these faults. Zhong et al [6] have proposed a new fault model, crosspoint fault model for reversible circuits and given a heuristic method for test generation. Rahaman et al [7] have investigated the problem of bridging fault testing in reversible circuits. Universal Testability for input bridging faults has also been reported [8] .
This paper is organized as follows. The assumed Single Bridging Fault (SBF) model has been elaborated in Section II. The AND-EXOR based realization of reversible k-CNOT circuit has been outlined in Section III. Section IV illustrates the test set generation procedure. Section V concludes the paper.
II. FAULT MODEL
Bridging Faults are caused by physical shorts between two (or more) signal lines. All the lines involved in a bridging fault have the same logic value. Only Single Bridging Fault (SBF) between any pair of lines has been considered and it has been assumed that only a single pair of lines is faulty at any time. The logical effect of such a fault may be of classical AND or OR type, as described in Fig.1 
III. AND-EXOR BASED REALIZATION
A reversible k-CNOT gate can be realized by an irreversible k-input AND gate and an EXOR gate as shown in Fig.2 . In this paper, we consider only those reversible circuits which are composed of k-CNOT gates where k -CNOT gate is a simple NOT gate and it can be realized from a 1-CNOT gate where the control input is set to logical 1. By synthesizing the 0-CNOT gates from 1-CNOT gates any k-CNOT circuit can be converted to a circuit where k A reversible k-CNOT circuit is composed by first defining the input/output wires from the reversible function specification, and then concatenating reversible gates to some subset of the wires of the circuit. This gives the notion of levels in the circuit; the inputs are at level 0 and the outputs of any gate are at one plus the highest level of any of its inputs. The maximum level is d which is equal to the number of gates in the circuit. Consider the reversible circuit shown in Fig. 3 . It has two types of inputs, i.e. x i s (1 i n) which are transmitted unchanged and c j s (1 j p) which are acted upon by the EXOR gates to produce the outputs f j s (1 j p) which are assumed to be the only observable outputs of the circuit. In this example, n = 7 and p = 3. It can be observed that each f j realizes a positive polarity Reed-Muller (PPRM) expression with n inputs and it consists of only positive product terms (as k
where a i {0, 1} and
ek where e k {0, 1} such that e n e n-1 …e 2 e 1 is a binary number which equals i. Moreover, x i 0 = 1 and x i 1 = x i . denotes summation over GF (2) , the Galois Field of two elements. 
The AND-EXOR based realization of a generic reversible k-CNOT circuit is shown in Fig.4 .
IV. TEST SET GENERATION
Any two lines h i and h j in the circuit may be shorted resulting in either AND ((h i h j ) * ) or OR ((h i h j ) + ) bridging fault. Let N k (x i )( N k (x i x j )) denote the number of AND gates to which x i (x i x j ) is an input in the output f k , where, 1 . N k (x i U x j ) denotes number of AND gates to which x i or x j are inputs in f k . 
Fig. 4: AND-EXOR Realization of a k-CNOT circuit
The AND-EXOR based circuit has (n+p) controllable inputs (x i s for 1 and c j s for 1 ) and p observable outputs (f k s for 1 k ). In this paper, x i s and its fan-out lines and a i s and its fan-out lines are not distinguished. Any fault which occurs on these lines has to be propagated to one of the observable outputs, i.e. f k s. There are four types of bridging faults that may occur in the circuit: 
B.
Detecting (x i x j ) * Let A i be the subset of input variables which are inputs to an AND gate whose output is a i (see Fig. 4) The process of test generation is carried out by considering minimal subset of variables A r i such that (x r x s ) * are detected for all x r A r and for all x s Ã r = A i -A r . This is accomplished by considering an AND gate with A r as its subset of inputs (and if required some other variables from Ã i ) such that the output of this AND gate a j (t j ) = 1 for a test vector t j and a j (t j ) = 0 if there is a bridging fault (x r x s ) * for all x r A r and for all x s Ã r . Let's name the test set so constructed as T 2 . The following example illustrates the construction of T 2 for AND-EXOR based reversible circuit shown in Fig.3 .
Consider the expression for f 1 , eqn. (2). Let us select four minimal A i s, x 1 , x 2 , x 4 and x 5 from eqn. (2) . The corresponding test cases are t 1 (1000000), t 2 (0100000), t 3 (0001000) and t 4 (0000100). Then consider the product term x 3 x 4 from eqn. (3) . The test case is t 5 (0011000). Similarly, the product term is x 4 x 7 and test case is t 6 (0001001). These 6 test cases detect all (x i x j ) * faults. The corresponding binary tree is shown in Fig. 6 . The test set T 2 so constructed is shown below. As c i s are don't cares, they are not shown. (5)). Please note that the P matrix gives information on whether a variable x i is going to an even or an odd number of AND gates depending on p ij being '0' or '1'.Similarly, it also gives information on every pair of variables x i and x j , whether they jointly go to an even or an odd number of AND gates. To detect a bridging fault, the fault should affect an odd number of gates so that its effect will result in a change of any f k . The generation of test patterns for is described below depending on various cases whether p ii = 0 or 1and p ij = 0 or 1.
Case (a): p ii = 1. Then, the test pattern
detects (x i x j ) + , for all j . Input set X is partitioned into {x i } and X-{x i }, and t T 5 where T 5 is constructed later. Test patterns for all variables x i X for which p ii = 1 should be generated first before going to case (b) or case (c).
detects ( If case (a) and case(b) are not satisfied for a single variable or a number of variables, the test patterns for them will be generated as described in case (c).
Case (c):
., x n ) and the corresponding parity matrix P 1 for this function. If
for some x i and x j , then the test patterns are generated as in case (a) and (b). If P 2 = [0], for all x i = x j = 0, consider P 3 for the case when three variables are set to 0 and so on.
Consider the circuit shown in Fig. 3 and equations (2), (3), (4). Let's name the test set so constructed as T 3 . The N k (x i x j ) values are shown below. 
The parity matrix P is shown below. Fig.3 . Suppose the level of the circuit is d. The number of single intra-level bridging faults at a particular level is n(n-1)/2 and total number of intra-level SBFs is (d+1)*n(n-1)/2. Now consider two cases:
k for some integer k pattern t 1 = (111…1000…0) with n/2 consecutive 1s followed by n/2 consecutive 0s.The next test pattern is obtained by dividing each block of previous test pattern into two equal length strings of 0s and 1s till we get the last pattern t k as an alternating sequence of 0s and 1s (see Fig. 8 ). Clearly k = log 2 p and these k vectors detect all intra-level SBFs at level 0. Case 2: Let us assume that 2 (k-1) < p < 2 k . We concatenate (2 kp) bits to p bits and we apply the procedure as in Case 1. At the end, we delete the additional bits from each test pattern. Let's assume the test set so constructed is T 4 . Hence, size of T 4 is log 2 p .
Fig. 8: Test generation for SBFs in EXOR part
Consider the k-CNOT circuit as shown in Fig.3 . As p =3, we apply case (2) and get two patterns t 1 (110) and t 2 (101). Now, these 2 patterns detect all SBFs at level 0. If we set X = (x 1 x 2 …x n ) = (00…0), t 1 and t 2 are transmitted unchanged across all levels. Hence, t 1 and t 2 detects all intra-level SBFs in the EXOR part. c1  c2  c3  x1  x2  x3  x4  x5  x6  x7  t1 
